

Multiplication:


$$\begin{array}{r} 01101 \\ 11010 \\ \hline \end{array}$$

↓

$$\begin{array}{r} 01101 \\ 0-1+1-10 \\ \hline \end{array}$$

$$\begin{array}{r} 01101 \\ 10010 \\ \hline 10011 \end{array}$$

← 2's complement of the multiplicand



$$\begin{array}{r} 01101 \\ 0-1-2 \\ \hline \end{array}$$

$$\begin{array}{r} 1111100110 \\ 11110011 \\ 00000000 \\ \hline 1110110010 \end{array}$$

\* Combinational Multipliers:-

It uses  $n$  shifts & add to multiply  $n$ -bit binary number. The combination logic is implemented to perform. Such multiplication is called combinational multiplier.

\* Multiplication process of  $4 \times 4$  multiplier:

$$\begin{array}{|c|c|c|c|} \hline B_0A_3 & B_0A_2 & B_0A_1 & B_0A_0 \\ \hline \end{array}$$

$$\begin{array}{|c|c|c|c|} \hline B_1A_3 & B_1A_2 & B_1A_1 & B_1A_0 \\ \hline \end{array}$$

$$\begin{array}{|c|c|c|c|} \hline B_2A_3 & B_2A_2 & B_2A_1 & B_2A_0 \\ \hline \end{array}$$


$$+ \begin{array}{|c|c|c|c|} \hline B_3A_3 & B_3A_2 & B_3A_1 & B_3A_0 \\ \hline \end{array}$$

$$\begin{array}{|c|c|c|c|c|c|c|} \hline P_7 & P_6 & P_5 & P_4 & P_3 & P_2 & P_1 & P_0 \\ \hline \end{array}$$

Multiplicand  $A = A_3A_2A_1A_0$  &

Each shifted multiplicand which is multiplied by one of the multiplier bits is called partial product. Each partial product consists of four product component. The product component bit is a logical AND of multiplier bit  $B_i$  & multiplicand bit  $A_j$  i.e.  $B_i \times A_j$ . The final 8-bit product is obtained by adding all partial products.

### \* 4x4 Combined Multiplier:




In this ckt to add the product components. Here, the product components are separated to make the space, & each '+' box is a full adder. The carrier in each partial product row of full adders are connected to make an 4-bit ripple adder. Thus, the first 4-bit ripple adder adds the first two rows of product component to produce the first partial product. The carry output generated is propagated to the most significant product component used to produce the next partial product. The subsequent adders add each partial product with the next product component is obtained by adding all partial products.

### Combinational Multiplier with Carry Save Addition:-



To increase the speed of the addition process many times technique called Carry-Save Addition is used.

In this technique, the carry output from bit  $j$  during the next step,  $j+1$ . After addition of product components in the last row, one more step is required in which the carries are allowed to ripple from the least to the most significant bit.




In this the carry out of each full adder in the first seven rows of full-adders are connected to an input of an adder below it. Carrier in the fourth row of full adders are connected to create a conventional ripple adder. This technique does not save any hardware but it reduces the propagation delay substantially.



the multiplication example from performing using carry-save addition:




\* Schematic representation of the carry-save addition



### Division:



### Implementation of bit division process:-



It consists of  $n+1$ -bit binary adder, shift, add & subtract control logic & registers A, B & Q. Divisor & dividend are loaded into register B & register Q. Register A is initially set to zero. The division operation is then carried out. After the division is complete, the  $n$ -bit quotient is in register Q & the remainder is in register A.

### Division operation steps:- (Restoring division algorithm):

1. Shift A & Q left one binary position
2. Subtract divisor from A & place answer back in ( $A \leftarrow A - B$ )

(that is, restore A); otherwise, set Q<sub>0</sub> to 1.


4. Repeat steps 1, 2 & 3 n times.

for example: Consider 4-bit dividend & 2-bit divisor

$$\text{Dividend} = 1010 = Q$$

$$\text{Divisor} = 0011 = B$$

$$\begin{array}{r} 0001 \\ 0011 \\ \hline 0110 \\ 1100 \\ \hline 1101 \end{array}$$



1101 - 2's complement of B

Subtract B: means add B in 2's complement form.

Restoring division algorithm: Subtraction is said to be unsuccessful if the result is negative (then restore A+B)  
 If A is positive: Shift Left & Subtract divisor → 2A - B.

If A is negative: Restore A + B  
 (Shift left & subtract divisor  $\rightarrow 2(A+B)$   
 $= 2A + B$

\* Non-restoring division algorithm:

Step 1: If the sign of A is 0, shift A & Q left one bit position & subtract divisor from A; otherwise shift A & Q left & add divisor to A.

Step 2: Repeat steps 1 & 2 for n times.  
 If the sign of A is 0, set  $Q_n$  to 1; otherwise set  $Q_n$  to 0.

Step 3: If the sign of A is 1, add divisor to A.

Note: Step 3 is required to leave the proper positive remainder in A at the end of n cycles.

for example: Dividend = 1010 & Divisor = 0011

